Improve Product Quality and Designer Productivity with Design Reuse in PADS
On-demand Web Seminar
Attend this webinar to learn how PADS can reduce PCB design time through physical design reuse (PDR). We will examine the various uses for PDR, show the positive effects of using your proven circuitry to reduce design time, and highlight key reasons why PADS outperforms the competition.
Undoubtedly, you will have less time to design your next PCB.
In this webinar you will learn how PADS can reduce PCB design time through physical design reuse (PDR). We will examine the various uses for PDR, show the positive effects of using your proven circuitry to reduce design time, and highlight key reasons why PADS outperforms the competition.
What You Will Learn
- How to build a reuse library
- How to select and reuse golden circuits in different projects
- How to replicate circuits for multi-channel designs within the same PCB
About the Presenter
Jim is the product marketing manager for the PADS products. He has worked with electrical design tools for more than 20 years, with roles including PCB design, customer support, and application engineering. Jim has a BS of Marketing degree from Alfred University, in Alfred, NY, and continued education in electrical engineering and design.
Who Should View
- PCB designers
- CAD managers
- Electrical engineers
Intuitive constraint verification in PADS
It's easy to verify constraints for clearance, high-speed, fabrication, maximum via count, and testability constraints in PADS. Set up, save, and use verification schemes as you see fit. Violations...…
PADS 'bottom view' improves usability
Use PADS Bottom View to flip your PCB design to speed bottom-side routing and silkscreen element and test-point placement.…
Other Related Resources
Gigatek Corp. uses PADS for accurate autorouting and time reduction
Success Story: Gigatek Corp. uses PADS® for accurate autorouting and time reduction.…
Dynapar uses PADS to simplify precise layouts in small spaces
Success Story: Dynapar uses PADS® to simplify precise layouts in small spaces.…